Abstract-A hardware efficient method and system for estimating the time constant and measuring the current of the output capacitors in digitally controlled switch-mode power supplies is introduced. The estimator emulates the equivalent RC circuit of the output capacitor with a much smaller version, placed in parallel, and adjusts its own resistance until the two circuits have the same time constant. The adjustment is based on a novel zero voltage crossing detection method and on synchronization with the digital pulse-width modulator operation. The effectiveness of the new estimator is verified with a 5 V to 1 V/5 A, 500-kHz buck converter prototype utilizing an optimal response controller. The experimental results show accuracy within a few tens of nanoseconds in the detection of capacitor zero-current crossing points, corresponding to a smaller than a 1.5% error in the time constant estimation, and, compared to an imperfectly tuned system, about 40% smaller voltage deviation during transients.
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I. INTRODUCTION

I
N a realistic switch-mode power supply (SMPS) the output capacitor often has a nonnegligible equivalent series resistance, R esr , that, together with the capacitance value, forms the output capacitor time constant [1] . An accurate estimation of that constant and/or emulation of the realistic capacitor behavior is of a key importance for fast transient response control methods [1] - [4] and implementation of the power stage health monitoring systems [5] - [7] . The fast transient response methods often utilize emulators [8] as replacements for costly direct capacitor current measurement circuits. These emulators require a fairly accurate knowledge of the time constant in order to correctly estimate the instantaneous capacitor current and, consequently, obtain a fast and stable response. In power stage health-monitoring systems, the capacitor time constant monitoring can be utilized to determine the state of the capacitor dielectric, enabling early fault detection, timely repairs, and consequent prevention of one of the main sources of power supply failures [5] - [7] . Manuscript A number of perturbation-based [9] , [10] and passive-circuitbased [1] - [7] methods for estimating the output capacitor time constant have been previously proposed. The perturbation-based systems introduce a small perturbance at the output node, which allows for the extraction of the converter component values (such as the output capacitor C and R esr ) using signal processing of the output voltage waveform [9] . These systems are not able to measure instantaneous current and, as such, are not the best fit for optimal response controllers. The passivecircuit-based solutions provide both time constant estimation and instantaneous capacitor current measurements. They usually use a small RC filter placed in parallel with the output capacitor, to estimate the capacitor current via measurement of the voltage drop across the filter resistor. These filters have either fixed [1] - [4] or self-tuning RC time constants [5] - [7] . The fixed solutions are fairly simple for implementation but often exhibit a significant estimation error as the output capacitor parameters change [4] with operating conditions. As it will be demonstrated later, this error has a large negative effect on the performance of the fast transient controllers, requiring accurate detection of the capacitor instantaneous current. The self-tuning solutions [5] - [7] dynamically change their own time constant, to accommodate for the changes in the operating conditions, providing fairly accurate current measurements. However, the previously presented solutions are not the best-suited for cost-sensitive dc-dc SMPS of interest. The existing selftuning systems require relatively complex hardware, such as a fast analog-to-digital converter (ADC), to obtain digital representations of the input current, load current, and/or the output voltage.
The main goal of this letter is to introduce a hardware-efficient self-tuning estimator and capacitor current emulator that does not have the drawbacks of the previously presented solutions. The new solution (labeled as R esr C estimator in Fig. 1 ) is designed for dc-dc converters controlled by digital voltage mode pulse-width modulation schemes [11] , [12] . Like other RCbased solutions [1] , [3] , [4] , the emulator utilizes a small highimpedance RC filer, placed in parallel with the output capacitor. In this case, the RC circuit has an adjustable resistor, R adj , which is tuned continuously using only the knowledge of a capacitor zero-current crossing point and synchronization with the digital pulse-width modulator (DPWM).
In the following section, the operation of the introduced estimator is presented. Section III discuses issues related to the practical implementation. Section IV presents experimental verification. 
II. PRINCIPLE OF OPERATION
The self-tuning estimator of Fig. 1 operates on the well-known time constants matching principle, utilized in other capacitor current estimation systems [1] - [4] and in the RC-based inductor current estimation solutions [13] , [14] . In these systems, an RC filter is placed in parallel with a nonideal element whose current is estimated. For the case when the time constants of the element, in this case the output capacitor, and the filter are the same the currents going through both elements have the same wave shapes and no delay between them occurs.
The system of Fig. 1 utilizes a miniature filter consisting of a capacitor C adj , which is much smaller than the power stage capacitor C, and a variable resistor R adj whose value is much larger than R esr . This estimator periodically adjusts the R adj value, such that C adj R adj = CR esr . The estimation is performed during converter steady state.
In order to match the C adj R adj and CR esr time constants, the introduced estimator takes advantage of the buck converter steady-state capacitor current waveform characteristics. Namely, the fact that during steady-state the capacitor current, i c (t), shown in Fig. 2 , has a triangular waveform with two welldefined zero crossing points.
The first zero crossing at 1 2 DT sw and the second at [15] , where D is the steady-state duty ratio value and T sw = 1/f sw is the converter switching period. For the case when C adj R adj = CR esr , the small current going through the filter, i f (t), will be a scaled version of i c (t). This also means that the voltage drop across R adj (see v Radj in Fig. 1) will only have the zero crossing points at DT sw /2 and (1 + D)T sw /2 when the two time constants are matched. This observation is used in the self-tuning process of the estimator. When the two time constants are not matched the resistor voltage v Radj (t) takes one of the two forms shown with dashed lines in Fig. 2 . For the case when R adj C adj < R esr C, the zero crossings of v Radj (t) occurs before the output capacitor current zero crossings, and for R adj C adj > R esr C they are delayed. Therefore, by simply measuring the polarity of the v Radj (t) at one of the two zero (1 + D)T sw ) information about the type of the mismatch can be obtained and, accordingly, the timeconstant adjusted. In digitally controlled pulse-width modulated converters, such as the one of Fig. 1 , the two comparison points, can be found in a straightforward manner. As shown in the following section, they can be determined by using the duty ratio control variable d [n] and by extracting readily available information from the DPWM. In the controller of Fig. 1 , like in other DPWM solutions [11] , [12] , the output voltage is regulated by creating a digital equivalent of the output voltage error e [n] with an ADC and error decoder and passing the obtained value to a digital compensator, which calculates d[n].
III. PRACTICAL IMPLEMENTATION
A practical realization of the estimator is shown in Fig. 3 . It consists of a binary-weighted resistive network, a comparator, a sample and hold circuit S/H, a sampling pulse generator, and simple digital logic.
The polarity of v Radj (t) at the zero capacitor crossing points is determined by monitoring sampled comparator value comp s . The comparator is sampled once per cycle, using information about the digital equivalent of the duty-ratio value, d [n] , from the control loop (see Fig. 1 ) and by looking at the output of the N -bit counter, i.e., ramp generator, of the DPWM [16] , labeled as cnt [n] . Accordingly, the equivalent R adj value is adjusted using the binary-weighted resistive network and the estimator logic of Fig. 3 .
In order to minimize switching noise effects, the sampling scheme presented in [17] - [19] is utilized. For D > 0.5 the sampling is performed at The following section gives further details on the operation of the estimator logic block. It is followed by a section describing an optional circuit for reducing the effect of gate driver delays, which can be utilized to improve the estimator accuracy in applications where the delays are significant.
A. Tuning Algorithm
The tuning algorithm operates in two modes to ensure quick and accurate capacitor time constant estimation. Upon the SMPS start up the value of R adj is adjusted in finer and finer steps until the R adj C adj time constant is tuned within one quantization step of R esr C.
The adjustments of R adj are performed by monitoring comparator output value, comp s , at the sampling point shown in Fig. 2 . When comp s is low, the R adj value is increased and when comp s is high, the R adj value is reduced. In order to quickly tune the filter, upon the converter start-up, when a large initial timeconstant error is most likely to occur, a BSA is utilized [20] , [21] . The BSA adjusts the equivalent resistance of the parallel binaryweighted resistive network by varying R adj [n] (see Fig. 2 ). The adjustment is performed in consecutively smaller steps, where the change of the equivalent conductance in each step is reduced by half the value of the previous one, i.e., where the steps change as ±R/8, ±R/4, ±R/2, ±R. The steady-state condition is detected when the smallest change of the conductance, caused by turning on or off Q 0 (and activating/deactivating R), a transition of the comparator output from high-to-low or low-to-high is detected. This algorithm results in much faster tuning than that of the conventional linear one-bit step-by-step algorithm. For the 4-bit resistive network, the worst case tuning time is reduced from 15 to 4 steps. After the matched conditions are detected the estimator enters sleep mode and only occasionally is re-engaged after a predefined wait time.
It should be noted that between adjustment steps a delay equal to 3R adj C adj is introduced, allowing the estimator, i.e., RC filter, to achieve its "steady state." 
B. Minimization of Gate-Drive Delay Effects
In some applications, the tuning process can be affected by a relatively large gate drive transmission time, causing the duty ratio of the switching node waveform, v x (t) of Fig. 1 , to be significantly different from that of the gate drive input signal c(t). To minimize the related estimation error, a simple delay measuring circuit of Fig. 4 can be added and the comparator output sampling points adjusted accordingly. Using a counter, which is triggered by the rising edge of c(t) and stopped by the rising edge of v x (t), the measuring circuit counts the number of the DPWM clock (see clk of Fig. 1 ) cycles, T clk , obtaining a digital equivalent of the total delay time, t delay [n]. This value is than passed to the sampling pulse generator (see Fig. 3 ), which time shifts the sampling by t delay [n]T clk , eliminating the delay effect.
IV. EXPERIMENTAL RESULTS
To verify the operation of the estimator a 5 V to 1 V, 5 A, 500 kHz, a digitally-controlled, buck converter prototype was built, based on the diagrams of Figs. 1 and 3 . The converter has a 1.5 μH output filter inductor and a 100 μF output capacitor with R esr ≈ 27 mΩ, i.e., the time constant of 2.7 μs. To form the estimator filter, a small 2 nF capacitor and a 4-bit resistive network that can vary between 640 and 9600 Ω are used. This network allows variations in the estimator time constant between 1.28 and 19.2 μs, with 230 ns quantization steps, covering a typical range of the output capacitor variations, potentially allowing the estimator to be used as a plug-in module for a wide range of applications.
The results of experimental system verification are shown in Figs. 5 to 8. Fig. 5 illustrates how the R adj [n], described in the previous section, is changing during the autotuning process. For the case when the error in the initially set time constant τ a dj i nitial results in the longest search algorithm, i.e., C adj R adj = 7.11CR esr . The results demonstrate effectiveness of the BSA. It can be seen that the time constant matching is achieved in only four cycles.
Experimental results of Fig. 6 demonstrate the accuracy of the estimator. They show zoomed-in capacitor current and the estimator voltage before and after the tuning, respectively. It can be seen that the delay between zero crossings of i c (t) and v adj (t) has been reduced from 500 ns, indicating a large 18% mismatch in time constants, to 40 ns, corresponding to approximately a 1.5% maximum possible error and practically tuned filter.
To demonstrate influence of the accurate current sensing, i.e., self-tuning, on the dynamic performance of the SMPS, the response of an optimal response controller relying on instantaneous current measurement [4] is compared for a tuned and an untuned case. The results show the response of the controller for the untuned case (see Fig. 7 left) , where there is about 25% difference between the actual and estimated time constant value and for the tuned filter (see Fig. 7 right) . The results demonstrated that, for the case when the estimator is used, about a 40% smaller voltage deviation is achieved, i.e., reduction from a 140 to 100 mV, allowing for a proportional minimization of the output capacitor. It should be noted that a similar effect of the filter tuning on the dynamic performance can be found in numerous other optimal-response solutions requiring instantaneous capacitor current measurements [1] - [4] , [8] .
V. CONCLUSION
A hardware-efficient self-tuning system for estimating the time constant and measuring the current of the output capacitors is introduced. This RC filter-based solution is well suited for low-power dc-dc converters controlled by digital voltage mode pulse-width modulation schemes. The self-tuning of the estimator filter is based on a simple principle of monitoring the estimator output at the expected zero crossing points. The comparison points are determined by using inherently available data of the digital control loop and through synchronization with the digital pulse-width modulator operation. Experimental results verify accurate online tuning and significant improvements in the transient response performance of realistic optimum deviation controller, allowing for a significant output capacitor reduction.
